WiFi - WiFiコントロール

「WiFi - WiFiコントロール」の編集履歴(バックアップ)一覧はこちら

WiFi - WiFiコントロール - (2007/07/15 (日) 02:17:55) の1つ前との変更点

追加された行は緑色になります。

削除された行は赤色になります。

**000h - W_ID - Wifi チップ ID (R) |0-15|チップ ID (1440h = NDS, C340h = NDS-lite)| The NDS-lite is certainly backwards compatible with NDS, the main difference appears to be that unused ports are 0000h on NDS-lite (instead FFFFh on NDS). **004h - W_MODE_RST - Wifi ハードウェアモード / リセット (R/W) | 0-11 |未知| | 12-14 |常に0| | 15 |リセット| The bottom few bits of this register specify a hardware mode, which seems to have little effect on the hardware itself, but may do something important The top bit of this register, when set, wipes out a good deal of the settings associated with Wifi, including a number of settings that exist just below the surface and are hard to access. **006h - W_MODE_WEP - Wifi ソフトウェアモード / Wep モード (R/W) 0-2 specify a software mode for wifi operation (may be related to hardware but a correlation has not yet been found) 3-5 specify the hardware WEP mode 0=no WEP, 1=64bit WEP (48bit key), and 3=128bit WEP. (Values 2 and 4 exist too, but are nonstandard) 6 Unknown 8-15 Always zero **010h - W_IF - Wifi 割り込み要求フラグ (R/W) 0 Receive Complete (packet received and stored in the RX fifo) 1 Transmit Complete (packet is done being transmitted) 2 Receive Count Up (packet received) (no matter if it's stored in RX fifo) 3 Transmit Error (bad transmit header, or other error) 4 Statistics Count Overflow - raised when a stat is increased 5 Statistics Ack Count Overflow raised when a certain kind of stat is increased 6 Start Receive (a packet has just started to be received) 7 Start Transmit (a packet has just started to be transmitted) 8 ? 9 ? ...see Port 05Ch 10 ? 11 RF Wakeup (when RF system wakes up) 12 ? 13 ? 14 Beacon Timeslot raised right after a beacon should have been sent, in a "safe zone" for sending data 15 Pre Beacon Timeslot raised right before a beacon is predicted to be sent (if the timings are configured correctly) Write a '1' to a bit to clear it. **012h - W_IE - Wifi 割り込み有効フラグ (R/W) 0-15 Enable Flags, same bits as W_IF (0=Disable, 1=Enable) **MACアドレス -018h - W_MACADDR_0 - MAC Address (R/W) -01Ah - W_MACADDR_1 - MAC Address (R/W) -01Ch - W_MACADDR_2 - MAC Address (R/W) 48bit MAC Address of the console. Should be initialized from firmware[036h]. -020h - W_BSSID_0 - BSSID (R/W) -022h - W_BSSID_1 - BSSID (R/W) -024h - W_BSSID_2 - BSSID (R/W) 48bit BSSID stored here. **032h - W_WEP_CNT - WEP エンジン有効 (R/W) 0-14 Unknown 15 WEP Engine Enable (0=Disable, 1=Enable) [expl. I - bit15 enables/disables WEP processing of sent/received packets] [expl. II - bit15 enables wep processing on packets which bear the WEP flag in the 802.11 header] **044h - W_RANDOM - 乱数ジェネレータ (R) 0-10 Random 11-15 Not used (zero) The random generator is updated at 33MHz rate, as such: X = (X AND 1) XOR (X ROL 1) ;(rotation within 11bit range) The random sequence goes through 5FDh different values before it restarts. When reading from the random register, the old latched value is returned to the CPU, and the new current random value is then latched, so reads always return the older value, timed from the previous read. Occassionally, about once every some thousand reads, the latching appears to occur 4 cycles earlier than normally, so the value on the next read will be 4 cycles older than expected. The random register has ACTIVE mirrors. ----
**000h - W_ID - Wifi チップ ID (R) |0-15|チップ ID (1440h = NDS, C340h = NDS-lite)| The NDS-lite is certainly backwards compatible with NDS, the main difference appears to be that unused ports are 0000h on NDS-lite (instead FFFFh on NDS). **004h - W_MODE_RST - Wifi ハードウェアモード / リセット (R/W) | 0-11 |未知| | 12-14 |常に0| | 15 |リセット| The bottom few bits of this register specify a hardware mode, which seems to have little effect on the hardware itself, but may do something important The top bit of this register, when set, wipes out a good deal of the settings associated with Wifi, including a number of settings that exist just below the surface and are hard to access. **006h - W_MODE_WEP - Wifi ソフトウェアモード / Wep モード (R/W) |0-2 |WiFiソフトウェアモード指定 (ハードウェアに関連しているところもあるかも知れないが、今のところ見つかっていない)| |3-5 |WEPモード指定 0=WEPを使わない, 1=64bit WEP (48bit キー), and 3=128bit WEP (2と4もあるが、標準的なものではない)| |6 |未知| |8-15 |常に0| **010h - W_IF - Wifi 割り込み要求フラグ (R/W) |0 | 受信完了時 (packet received and stored in the RX fifo)| | 1| 送信完了時 (packet is done being transmitted)| | 2| 受信カウントアップ (packet received) (no matter if it's stored in RX fifo)| | 3| 送信エラー (bad transmit header, or other error)| | 4| 統計カウントオーバーフロー - raised when a stat is increased| | 5| Ack統計カウントオーバーフロー raised when a certain kind of stat is increased| | 6| 受信開始 (a packet has just started to be received)| | 7| 送信開始 (a packet has just started to be transmitted)| | 8| ?| | 9| ? ...Port 05Ch 参照| | 10| ?| | 11| RF ウェイクアップ (when RF system wakes up)| | 12| ?| | 13| ?| | 14| ビーコン(標識信号)タイムスロット raised right after a beacon should have been sent, in a "safe zone" for sending data 15 Pre Beacon Timeslot raised right before a beacon is predicted to be sent (if the timings are configured correctly)| 各ビットに '1' を書き込むことで解除する。 **012h - W_IE - Wifi 割り込み有効フラグ (R/W) 0-15 Enable Flags, same bits as W_IF (0=Disable, 1=Enable) **MACアドレス -018h - W_MACADDR_0 - MAC Address (R/W) -01Ah - W_MACADDR_1 - MAC Address (R/W) -01Ch - W_MACADDR_2 - MAC Address (R/W) 48bit MAC Address of the console. Should be initialized from firmware[036h]. -020h - W_BSSID_0 - BSSID (R/W) -022h - W_BSSID_1 - BSSID (R/W) -024h - W_BSSID_2 - BSSID (R/W) 48bit BSSID stored here. **032h - W_WEP_CNT - WEP エンジン有効 (R/W) 0-14 Unknown 15 WEP Engine Enable (0=Disable, 1=Enable) [expl. I - bit15 enables/disables WEP processing of sent/received packets] [expl. II - bit15 enables wep processing on packets which bear the WEP flag in the 802.11 header] **044h - W_RANDOM - 乱数ジェネレータ (R) 0-10 Random 11-15 Not used (zero) The random generator is updated at 33MHz rate, as such: X = (X AND 1) XOR (X ROL 1) ;(rotation within 11bit range) The random sequence goes through 5FDh different values before it restarts. When reading from the random register, the old latched value is returned to the CPU, and the new current random value is then latched, so reads always return the older value, timed from the previous read. Occassionally, about once every some thousand reads, the latching appears to occur 4 cycles earlier than normally, so the value on the next read will be 4 cycles older than expected. The random register has ACTIVE mirrors. ----

表示オプション

横に並べて表示:
変化行の前後のみ表示:
ツールボックス

下から選んでください:

新しいページを作成する
ヘルプ / FAQ もご覧ください。